
















An FPGA-based Track Finder for the L1 Trigger of
the CMS Experiment at the HL-LHC
D. Cieri∗†, L. Calligaris, K. Harder, K. Manolopoulos, C. Shepherd-Themistocleous, I.
Tomalin
STFC - Rutherford Appleton Laboratory, UK
E-mail: davide.cieri@cern.ch
R. Aggleton, F. Ball, J. Brooke, E.Clement, D. Newbold, S. Paramesvaran
University of Bristol, UK
P. Hobson, A. Morton, I. Reid
Brunel University, London, UK
P. Vichoudis
CERN, Geneva, Switzerland
G. Hall, G. Iles, T. James, T. Matsushita, M. Pesaresi, A. Rose, A. Shtipliyski, S.
Summers, A. Tapper, K. Uchida
Imperial College London, UK
L. Ardila-Perez, M. Balzer, M. Caselle, O. Sander, T. Schuh, M. Weber
Karlsruhe Institute of Technology, Germany
A new tracking detector is under development for use by the CMS experiment at the High-
Luminosity LHC (HL-LHC). A crucial component of this upgrade will be the ability to recon-
struct within a few microseconds all charged particle tracks with transverse momentum above 3
GeV, so they can be used in the Level-1 trigger decision. A concept for an FPGA-based track
finder using a fully time-multiplexed architecture is presented, where track candidates are recon-
structed using a projective binning algorithm based on the Hough Transform followed by a track
fitting based on the linear regression technique. A hardware demonstrator using MP7 process-
ing boards has been assembled to prove the entire system, from the output of the tracker readout
boards to the reconstruction of tracks with fitted helix parameters. It successfully operates on one
eighth of the tracker solid angle at a time, processing events taken at 40 MHz, each with up to 200
superimposed proton-proton interactions, whilst satisfying latency constraints. The demonstrated
track-reconstruction system, the chosen architecture, the achievements to date and future options
for such a system will be discussed.
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1. Introduction
The High-Luminosity upgrade of the Large Hadron Collider (HL-LHC) [1] is scheduled to
take place around 2024. The upgraded collider will be capable to deliver an increased instanta-
neous luminosity of about 5-7.5×1034 cm−2 s−1, producing an average of 140-200 overlapping pp
collisions (pileup or PU) per 40 MHz bunch crossing (BX).
The Compact Muon Solenoid (CMS) general-purpose detector [2] will undergo a major up-
grade (CMS Phase-II Upgrade) [3], in order to operate at the HL-LHC. The experiment will com-
pletely replace its Outer Tracker (OT) system, which will be composed by newly designed "pT -
modules", able to reject on detector signals not compatible with an high-pT particle hypothesis.
Stubs produced by these modules will be then injected into the novel hardware-based Level-1 (L1)
Track Trigger, which will reconstruct tracks out of them. Tracks compatible with particles with a
large pT (> 2-3 GeV) will then be exploited by the upgraded L1 Trigger to take a final decision.
The use of tracks at L1 will become unavoidable, in order to maintain the trigger acceptance thresh-
old within the defined maximum of 750 KHz. The L1 Track Trigger system will have a time budget
of 4µs to run its track finding algorithm.
2. The Time Multiplexed Track Trigger
The architecture that will be used to build the Track Trigger system has been matter of discus-
sion within the CMS collaboration for many years. An intriguing proposal consists on adopting a
fully time multiplexed architecture based on FPGA processing cards, similar to the one currently
employed in the Stage-2 L1 Calorimeter Trigger [4], in which each event or BX is processed by a
single processing unit.
The Outer Tracker is expected to produce an average of 10.000 stubs per bunch crossing at
a PU200, with peaks of 20.000 stubs. A total of about 256 Data, Trigger and Control (DTC)
boards will be installed to service the full outer tracker, each of them transmitting to the Track
Finding system a data bandwidth of 600 Gbps, spread out across 36 links running at 16.3 Gbps. A
preliminary cabling system between the detector and the DTCs divided the OT into eight regions
(octants) along the azimuthal angle φ .
The DTCs will perform the time multiplexing task, transmitting formatted stubs belonging to
the same BX to the downstream Track Finding Processor (TFP) boards in a round-robin fashion.
To deal with boundaries between detector octants, each TFP will receive data from two neighbour
octants but it will reconstruct tracks only in an artificial processing octant, corresponding to an
approximate 22.5 degrees rotation with respect to the detector octant. Eventually each TFP will
process data from one eight of the tracker and one slice in time. A baseline system with a time
multiplexed factor of 18 will therefore be made of 144 boards (Figure 1).
3. The Track Finder Processor
The Track Finder Processor will implement the track finding algorithm, that can be divided
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Detector octant
18 time slices / octant  (18 TFPs)
64 links in at 16Gb/s
TFPTFPTFPTFPTFPTFPTFPTFP
Detector octant 1 : z+, z- (32 DTCs)
36 links out at 16Gb/s
Detector octant 2 : z+, z- (32 DTCs)
36 links out at 16Gb/s
x 8 Processing octants 












Figure 1: The TMTT baseline system architecture. DTCs from two neighbour detector octants time-
multiplex and duplicate stubs across processing octant boundaries, before sending them to the TFPs. [4]
• Geometric Processor (GP). It takes in input stubs form the DTCs and it converts them into
a useful data format, to ease the load on the downstream stages. Stubs are also assigned to
finer 36 sub-sectors in (η ,φ ) to increase parellisation;
• Hough Transform (HT). It performs the first stage of the track finding process by looking
for tracks in the r-φ plane.
• Track Filter and Fitting (TFF). It rejects fake tracks and removes not consistent stubs from
HT candidates, assuming a straight line trajectory on the r-z plane. Track parameters are
then estimated using the surviving sub-set of stubs.
• Duplicate Removal (DR). It exploits the precise fit information to reject duplicate tracks
produced by the HT.
Two independent algorithms have been developed for the TFF tasks. A Kalman Filter (KF)
[4] similar to official CMS offline fitter, and a Seed Filter plus Linear Regression fitter.
3.1 The Seed Filter plus Linear Regression fitter
The Seed Filter plus Linear Regression (SF+LR) fitter is a two-step algorithm, which cleans up
the HT track candidate before computing the final track parameters. The filter step is represented
by the Seed Filter, which identifies and eliminates stubs assigned to tracks by the HT that lie tens
of centimetres from the track in the r-z plane. The operation of the Seed Filter is shown in Figure
2 with an example track candidate in the barrel region.
The stubs consistent with a track candidate surviving the SF stages are then used to com-
pute the final track parameters. Those are calculated by means of the Simple Linear Regression
technique, which is applied independently to fit straight lines on both the r-φ and r-z planes.
4. The TMTT Hardware Demonstrator
A hardware demonstrator has been built at CERN Tracking Integration Facility (TIF) to mea-
sure and validate tracking performance on real hardware, within the 4µs latency constraints. The
demonstrator is made up of several MP7s boards [5], five of them replicating the functionality of
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Figure 2: Operation of the SF algorithm. Left: seeding line are computed trough pairs of stubs in different
Pixel-Strip (PS) modules. Middle: Lines are extrapolated to remaining layers, and not compatible stubs are
rejected (red dots). Right: Only the seeding line with the most stubs is kept.
system has been running with a higher TM period of 36, using 10 Gbps optical links for communi-
cations between boards.
Stubs produced with Phase-II CMS geometry simulation are injected into the demonstrator via
IPBus. Figure 3 shows a schematic view of the demonstrator system, where each block represents
a separate MP7 card. One board is used for the GP, two for the HT and two other boards implement
both functionalities of the TFF and the DR.





Detector octant 1 (right)






















Figure 3: Block diagram of the demonstrator system. Each block represents a separate MP7, running a
specific step in the track finding algorithm. 5 boards replicate the functionality of a TFP. 2 source boards
are placed in front of the TFP, emulating the DTCs task; and one sink board is installed at end, storing the
produced tracks.
Figure 4 shows the performance in top pair production events at a PU of 200, measured in both
hardware and emulation using a track finding chain with a SF+LR fitter. An excellent matching
has been observed between the two. An excellent efficiency (∼ 95%) to reconstruct tracks with
pT > 3 GeV has been observed. The computed track parameters have been found to have also good
resolutions, comparable to that obtained in the offline reconstruction.
The overall latency of the system has been measured in hardware, as the time difference be-
tween the first stub coming in and the last track coming out, and it has been found equals to 3.57µs.
Table 1 reports the resource utilisation of the entire demonstrator TFP, as implemented in the Xilinx
Virtex-7 XC7VX690T FPGA, for the two approaches with KF and SF+LR fitters.
5. Conclusions
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Figure 4: Track finding efficiency (left) and longitudinal impact parameter z0 resolution (right) as a function
of the simulated track pseudo-rapidity η , in top pair production events with PU200, as measured in hardware
and emulation. [4]
Table 1: Total resource usage for the demonstrator TFP (with time-multiplexed factor n=36), as imple-
mented in the Xilinx Virtex-7 XC7VX690T FPGA. Also the available resources for a Virtex-7 and a Kintex
Ultrascale 115 FPGA are reported.
LUTs [103] DSPs FFs [103] BRAM (36 Kb)
SF+LR TFP Total (excl. infra) 877 8554 1030 2844
KF TFP Total (excl. infra) 763 8472 820 3186
Virtex-7 690 433 3600 866 1470
Kintex Ultrascale 115 633 5520 1266 2160
track finding system, which operates under HL-LHC conditions. The system has been found to
correctly reconstruct tracks with high efficiency, with a total latency well below the assigned time
budget of 4µs. The system is easily configurable and scalable, giving the opportunity to develop
different algorithms or to use different segmentation to deal with larger or smaller input data rates.
Further studies are currently ongoing, with plans to build another demonstrator system utilising
newer FPGAs and faster optical links.
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